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The ATLAS Liquid Argon (LAr) calorimeters produce a total of 182,486 signals which are digitized and
processed by the front-end and back-end electronics at every triggered event. In addition, the front-end
electronics is summing analog signals to provide coarsely grained energy sums, called trigger towers, to
the ﬁrst-level trigger system, which is optimized for nominal LHC luminosities. However, the pile-up
noise expected during the high luminosity phases of LHC will be increased by factors of 3–7. An
improved spatial granularity of the trigger primitives is therefore proposed in order to improve the
identiﬁcation performance for trigger signatures, like electrons or photons, at high background
rejection rates. The general concept of the upgraded LAr calorimeter readout together with the various
electronics components to be developed for such a complex system is presented. The R&D activities and
architectural studies undertaken by the ATLAS LAr Calorimeter group are described.
& 2012 Elsevier B.V. All rights reserved.1. Motivation
An upgrade of the LHC to the HL-LHC [1] foresees an increase
of the instantaneous luminosities from 1034 cm2 s1 up to 57
1034 cm2 s1 in two phases (I and II) in the years beyond 2018.
A sufﬁcient background rejection demands new readout elec-
tronics to provide a ﬁner granularity to the Level-1 trigger system
to reduce trigger rates and to improve the resolution for several
trigger objects like electrons, photons or jets.
For the ﬁrst upgrade phase in 2018, new LAr Trigger Digitizer
Boards (LTDBs) and LAr Trigger Digitizer and Driver Boards (LTDDBs)
are being designed to receive higher granularity signals, digitize
them on detector and send them via fast optical links to a new
digital processing system (DPS). The DPS applies a digital ﬁltering
and identiﬁes signiﬁcant energy depositions in each trigger channel.
The reﬁned trigger primitives are then transmitted to the ﬁrst
level trigger system to extract improved trigger signatures.
Fig. 1 shows how an improved readout with higher granularity
input to the Level-1 calorimeter triggers allows lower trigger
thresholds at a given trigger rate. The main improvement for
triggering on electrons and photons is due to a ﬁner lateral
resolution of the electromagnetic shower shape.
The study shows that the L1 trigger threshold for single
isolated electrons can be reduced from 35 GeV to 28 GeV for a
trigger rate ﬁxed at 20 kHz.ll rights reserved.
de2. LAr calorimeter front-end readout
Up to 128 calorimeter channels are mapped to one of 1524
Front End Boards (FEBs). In the electromagnetic calorimeter, each
FEB is dedicated to one calorimeter layer (presampler: PS, front: 1,
middle: 2, or back: 3) as depicted in Fig. 2.
Two Layer Sum Boards (LSBs) are mounted onto each FEB,
currently providing analog sum signals of a corresponding detec-
tor area of DZ Df¼ 0:1 0:1 to the Tower Builder Board (TBB)
as illustrated in Fig. 2.
The upgrade foresees an increase of granularity to DZ
Df¼ 0:025 0:1 in the front and middle layer which requires a
replacement of the front and middle layer LSBs. The baseplanes of
the Front End Crates will be rebuilt to handle the modiﬁed signal
routing between LSBs, TBBs and LTDBs.3. Possible readout architecture for LAr barrel and endcap
Fig. 3 schematically illustrates the proposal for the Phase I
upgrade. The trigger information with increased granularity will
be prepared by the FEB and LSB, digitized by the LTDB and LTDDB
modules and sent via optical links to the Level-1 calorimeter
trigger system. The main data readout by the FEB modules, which
is triggered by the Level-1 accept signal of the ATLAS central
trigger processor, remains unchanged. Apart from the TBBs all
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Fig. 1. Left: Level-1 trigger rates for different trigger algorithms and energy thresholds; Right: Trigger algorithm based on the most energetic super cell.
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Fig. 2. Left: Sketch of a LAr calorimeter barrel module where the different layers and their arrangement in single cells as well as their granularity in Z and f; right: Current
Trigger Tower deﬁnition: A tower size of DZDf¼ 0:1 0:1 is chosen for all layers.
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trigger will be re-designed.4. LAr trigger digitizer board
To keep the current architecture of TBBs connected to the
existing Level-1 calorimeter trigger receiver, new intermediate
LTDBs and LTDDBs are proposed. Their tasks will be to receive ﬁne
granularity analog signals from LSBs, to build analog sums as
input for the TBBs, to digitize ﬁne granularity analog signals
(minimum sampling frequency: 40 MHz) and ﬁnally to serialize
data and send them off detector using high speed links. Studies on
the sampling frequency, dynamic range, effective number of bits,
etc. are in progress.
All components are designed to be radiation tolerant. Redun-
dancy of the optical data transmission is foreseen in order to react
on unforeseen link failures.
A total bandwidth of 200–300 Gbps is estimated for one LTDB
sending off up to 320 signals at 40 MHz.5. Digital processing system
Digitized higher granularity data will be received by Digital
Processing System boards (DPS). These are planned to be FPGA based
processing units which apply digital ﬁltering techniques to convert
raw ADC data to fully calibrated energy and transverse energy.
The DPS will mirror the functionality of the existing trigger
preprocessor: reception of data using serial optical links, digital
signal time alignment, pedestal subtraction and calibration,
digital ﬁltering for pile-up suppression to extract ET contributions,
noise thresholding and the immediate serial transmission to the
following trigger stage (feature extraction, FEX) by optical links.
The latency budget is the most stringent constraint for the
design of the DPS. The time of about 30 bunch-crossings is needed
to process the data, including transmission to the calorimeter
trigger system.
Data are also locally buffered awaiting a Level-1 decision. On
Level-1 accept, data are transmitted to the DAQ for monitoring of
the DPS system and functionality, and to the high-level trigger
system as input for fast trigger algorithms.
Fig. 3. Possible readout architecture for the LAr Barrel and Endcap. Black: current readout modules; Red: new readout modules for Phase I. (For interpretation of the
references to color in this ﬁgure caption, the reader is referred to the web version of this article.)
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Several hardware developments and studies of available com-
mercial hardware are undertaken by the group. Among them: A 12 bit ADC in 0:13 mm CMOS technology. The ADC is
designed with a 4-bit pipeline and a 8-bit SAR stage, or
alternatively as a low latency 12-bit SAR. Radiation tolerance
to 10.7 Mrad and 2 1014 protons =cm2 were measured with
the ﬁrst design. Commercial ADCs were tested successfully to
about 2.3 Mrad. A two-channel Link-on-Chip Serializer at 5–8 Gbps each in
0:25 mm SoS CMOS technology with 8 ns latency was designed
and prototyped. Prototype DPS modules in ATCA format were tested and
operated in ATCA shelf systems. Modern FPGAs (Xilinx Virtex
5/7 and Altera Stratix IV/V) are studied for data processing and
serial link performance. ATCA speciﬁc hardware components are developed, like an
Intelligent Platform Management Interface controller in FMC
format with Ethernet, USB and JTAG functionality using ARM
cortex M3 and Xilinx Spartan 6.Acknowledgments
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